

Fig. 1




Fig. 2





Fig. 3






Fig. 5




Fig. 6




Fig. 7




Fig. 8




Fig. 9




Fig. 10




Fig. 11




Fig. 12




Fig. 13




Fig. 14




Fig. 16

```

graph TD
    HWRESET((HWRESET)) -.-> ProgramStart[Program Start]
    HWINIT((HWINIT  
(no masking))) -.-> ProgramStart
    ProgramStart --> Ready{Ready?}
    Ready --> FactorySettings[Program Factory Settings:  
- cosNLimits  
- Priority Mapping/Mode  
- Backpressure Limits  
- etc.]
    FactorySettings --> EnableTX[Enable TX]
    EnableTX --> EnableRX[Enable RX]
    EnableRX --> NormalOp[Normal Operation/Collect Data:  
- Monitor flows  
- Process CPU packets  
- Monitor HW Interrupts  
- etc.]
    NormalOp --> ECCError{ECC ERROR?}
    ECCError -- Yes --> MaskReg[Program SRAM_MASK_REG  
(mask off offending address bit)]
    MaskReg --> ParityError{Parity ERROR?}
    ParityError -- No --> NormalOp
    ParityError -- Yes --> DisableRX[Disable RX]
    DisableRX --> DisableTX[Disable TX]
    DisableTX --> ResetChip[Reset Chip]
    ResetChip --> ProgramStart
    IDLE1((IDLE)) --> RUN((RUN  
(SRAM_MASK_REG is observed)))
    RUN --> IDLE2((IDLE))
    IDLE2 -.-> HWRESET
    IDLE2 -.-> HWINIT
    IDLE2 -.-> ECCError
    IDLE2 -.-> ParityError
    IDLE2 -.-> DisableTX
    IDLE2 -.-> ResetChip
  
```

Fig. 15